



PAF → ~~rise and fall~~  
Logic changes state only at rising edges  
enabled write clock

17



CYPRESS




FIG. 2A





FIG. 2B

PAE Blocking Logic

OR PAF Blocking Logic



# PAF




100  
rtr — retransmit recovery signal

3901 NORTH FIRST STREET SAN JOSE, CA 95134-1599 408-943-2600


CD01039/Tank-200



CYPRESS




PB.4A



PB.4B

PA F


# New block diagram



(320)  
 P.B.S  
 (program (VAF))  
 Architectre (Almost)  
 Full  
 (program almost state machine)  
 (active low)  
 11

Cypress Confidential

03/16/2001




$P_2 \& P_3$  can be in defect program.

40

FIG. 6

Fig 7A



test clock  
test mode  
select  
test data  
input

Fig 7B

### Benefits

- use existing jtag standard input pins
- just implement with an additional jtag instruction to program the delay line.

